Project

General

Profile

[logo] 
 
Home
About/Contact
Major Tools
  Dinotrace
  Verilator
  Verilog-mode
  Verilog-Perl
Other Tools
  IPC::Locker
  Parallel::Forker
  Voneline
General Info
  Papers

Activity

From 03/30/2013 to 04/28/2013

04/11/2013

09:42 PM Issue #637 (Closed): Array ports are not handled properly by AUTOINST
When a sub-module has a port which is an array, AUTOINST does not handle connections to the array port properly. The... Rawdon Taylor
02:12 PM Issue #636: SV Interface indentation issue in module ports

SV Interfaces with modports are badly indented. You can reproduce the issue using the folloing code....
Christophe Clienti
02:09 PM Issue #636 (Confirmed): SV Interface indentation issue in module ports
SV Interfaces with modports are badly indented. You can reproduce the issue using the folloing code.
//-----------...
Christophe Clienti
 

Also available in: Atom