Project

General

Profile

[logo] 
 
Home
News
Activity
About/Contact
Major Tools
  Dinotrace
  Verilator
  Verilog-mode
  Verilog-Perl
Other Tools
  IPC::Locker
  Parallel::Forker
  Voneline
General Info
  Papers

Activity

From 10/01/2015 to 10/30/2015

10/30/2015

10:55 AM Issue #988 (Confirmed): Misalignment of labeled assertions inside if...else...
verilog-version 2015-09-21-d3012e9-vpo Bernd Beuster

10/28/2015

06:43 PM Issue #986 (WillNotFix): AUTOWIRE misdeclares multidimensional arrays
... Brad Dobbie

10/27/2015

02:05 PM Issue #981 (Closed): Use of verilog-auto-inst-param-value for multidimensional signal
Fixed in git and verilog-mode-2015-10-27-6587336-vpo. Wilson Snyder

10/21/2015

02:01 PM Issue #981 (Feature): Use of verilog-auto-inst-param-value for multidimensional signal
Sorry, was looking at the first part of the declaration. At present unpacked arrays don't propagate; I'll see if tha... Wilson Snyder
11:50 AM Issue #981: Use of verilog-auto-inst-param-value for multidimensional signal
Thanks for replay
I have tried changing "true" to "t" as suggested, but results are same.
Amol Nagapurkar
11:45 AM Issue #981 (NoFixNeeded): Use of verilog-auto-inst-param-value for multidimensional signal
In lisp, "t" is true, not "true". Then it should work.
Wilson Snyder
11:08 AM Issue #981 (Closed): Use of verilog-auto-inst-param-value for multidimensional signal
Following is my code.
Module 'a' is base module, which has "my_data" as a two dimensional signal.
Module top, wh...
Amol Nagapurkar
 

Also available in: Atom