Project

General

Profile

[logo] 
 
Home
News
Activity
About/Contact
Major Tools
  Dinotrace
  Verilator
  Verilog-mode
  Verilog-Perl
Other Tools
  IPC::Locker
  Parallel::Forker
  Voneline
General Info
  Papers

Activity

From 12/23/2015 to 01/21/2016

01/21/2016

07:42 PM Issue #1025: Integration with the speedbar
I believe most people using SystemVerilog develop verification environments, which are usually class-based. These pro... Simon Robidas
12:32 AM Issue #1025: Integration with the speedbar
1. I think adding this to verilog-mode will work, please try it.
(defun verilog-speedbar-install-variables ()
...
Wilson Snyder
10:36 AM Issue #1019: AUTOOUTPUTEVERY and AUTOWIRE: Signal declared multiple times
Thank you for the update - really appreciate all the work you have been putting into this over the years! Hanan Moller
03:13 AM Issue #1019: AUTOOUTPUTEVERY and AUTOWIRE: Signal declared multiple times
This is related to the order of AUTOs being processed. Basically AUTOOUTPUTEVERY is pretty fragile and was intended o... Wilson Snyder

01/20/2016

08:07 AM Issue #1025: Integration with the speedbar
The enhancement can be achieved by changing verilog-imenu-generic-expression, as follows:... David Shleifman
05:16 AM Issue #1025 (Closed): Integration with the speedbar
h1. Introduction
emacs is packaged with the speedbar. Currently, modules are displayed in the speedbar.
But clas...
David Shleifman

12/24/2015

08:16 AM Issue #1019 (Confirmed): AUTOOUTPUTEVERY and AUTOWIRE: Signal declared multiple times
Hello,
When a wire (bus) is created due to AUTOINST + templates and then referred to using AUTOOUTPUTEVERY, the ob...
Hanan Moller
 

Also available in: Atom