Project

General

Profile

[logo] 
 
Home
News
Activity
About/Contact
Major Tools
  Dinotrace
  Verilator
  Verilog-mode
  Verilog-Perl
Other Tools
  BugVise
  CovVise
  Force-Gate-Sim
  Gspice
  IPC::Locker
  Rsvn
  SVN::S4
  Voneline
  WFH
General Info
  Papers

Activity

From 06/21/2019 to 07/20/2019

07/15/2019

07:07 PM Issue #1313: AUTOINST problem for module containing clocking block
Hi Wilson.
I just hit this problem again and wondered if there's been any activity on it during the past year.
...
David Rogoff

06/21/2019

09:52 PM Issue #1471 (Closed): Describe how to find source file to debug autos
Great, docs pushed to git.
Wilson Snyder
09:43 PM Issue #1471: Describe how to find source file to debug autos
Thanks - that should do the trick! David Rogoff
09:39 PM Issue #1471 (AskedReporter): Describe how to find source file to debug autos
This is doable, however I think an alternative that exists now may be as useful or more useful. Will shortly (unless... Wilson Snyder
08:47 PM Issue #1471 (Closed): Describe how to find source file to debug autos
Hi.
Reading Issue #1464 reminded me of a debug feature that would be great. verilog-auto-inst-template-numbers is...
David Rogoff
 

Also available in: Atom