Project

General

Profile

[logo] 
 
Home
News
Activity
About/Contact
Major Tools
  Dinotrace
  Verilator
  Verilog-mode
  Verilog-Perl
Other Tools
  IPC::Locker
  Parallel::Forker
  Voneline
General Info
  Papers

Activity

From 10/12/2019 to 11/10/2019

10/18/2019

02:24 AM Issue #1453 (Feature): AUTOLOGIC/AUTOINST for unpacked array signal input to submodule
If you can provide some examples I'll take a look if there's some straightforward cases I can cover (gratis). Please... Wilson Snyder
 

Also available in: Atom