Project

General

Profile

[logo] 
 
Home
News
Activity
About/Contact
Major Tools
  Dinotrace
  Verilator
  Verilog-mode
  Verilog-Perl
Other Tools
  IPC::Locker
  Parallel::Forker
  Voneline
General Info
  Papers

Activity

From 11/11/2019 to 12/10/2019

12/10/2019

10:32 PM Using AUTOs: RE: Simulatenous use of "multiple module templates" and "@tempates".
That wasn't supported, but not by intent.
Please try the new version, might take a while to propagate unless you g...
Wilson Snyder
07:18 PM Using AUTOs: RE: Simulatenous use of "multiple module templates" and "@tempates".
I also upgraded and duplicated the behavior on latest:... Berk Akinci
07:07 PM Using AUTOs: Simulatenous use of "multiple module templates" and "@tempates".
I've tried to mix regex matching of module names and multiple module templates; it didn't work for me.
Is this not i...
Berk Akinci

11/23/2019

11:40 AM Using AUTOs: RE: Is it possible to AUTOINST/AUTOWIRE ports only for those which are listed in AUT...
Not directly, but you can get a similar effect that is perhaps sufficient with roughly... Wilson Snyder
07:21 AM Using AUTOs: Is it possible to AUTOINST/AUTOWIRE ports only for those which are listed in AUTO_TE...
AUTOINST would create all ports and AUTOWIRE those ports in .v files. Is it possible to do them only for those which ... Ted Huang
 

Also available in: Atom