Issues: veripool/verilog-mode
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Author
Label
Projects
Milestones
Assignee
Sort
Issues list
This example( \(.*\) ) will result in an error
#1870
by 1371906755
was closed Mar 28, 2024
updated Mar 28, 2024
The regular expression .\(.*\) will result in an error if used alone.
#1869
by 1371906755
was closed Mar 28, 2024
updated Mar 28, 2024
parameter included in port list when is of user defined type
#1868
by lucgozu
was closed Mar 13, 2024
updated Mar 13, 2024
FAQ not displaying correctly on github
#1866
by bcrules82
was closed Mar 9, 2024
updated Mar 9, 2024
Is there a way to align ports with /*AUTOINST*/ instead of the open parenthesis?
#1865
by cswmeta
was closed Mar 1, 2024
updated Mar 1, 2024
import packages not working in emacs.
#1864
opened Feb 19, 2024 by
deepak00agarwal
updated Feb 19, 2024
Word select in search stop at underscore
#1863
by Diramu
was closed Feb 8, 2024
updated Feb 12, 2024
Module etc. rexexp fixes and cleanup (#1861)
#1862
by rlarv
was merged Feb 3, 2024
Loading…
updated Feb 3, 2024
indentation problem when there is a signal named "module_something"
#1861
by rlarv
was closed Feb 3, 2024
updated Feb 3, 2024
Remove xemacs requirement to build verilog-mode?
#1858
by Pinjontall94
was closed Jan 23, 2024
updated Jan 23, 2024
Typedef struct signals can't be AUTOINPUT(AUTOOUTPUT) generated when AUTOINST
#1857
by lucychole
was closed Jan 18, 2024
updated Jan 18, 2024
"package_name::type_t" typed AUTOINST ports do not generate/punch top module ports
#1856
by marcink
was closed Jan 14, 2024
updated Jan 15, 2024
fix apostrophe parser in auto wire (#1854)
#1855
by anythingelse0
was closed Jan 11, 2024
Loading…
updated Jan 11, 2024
autowire/logic on Concatenation operators apostrophe
#1854
by anythingelse0
was closed Jan 11, 2024
updated Jan 11, 2024
how to omit more port when autoinst by regex
#1853
by zhanjf
was closed Jan 7, 2024
updated Jan 7, 2024
AUTOLOGIC not decting correct size of multidimension arrays
#1852
by amd013
was closed Jan 4, 2024
updated Jan 4, 2024
Add autoinst_multidim_rename test and fix for issue #1848
#1850
by techdude
was closed Dec 14, 2023
Loading…
updated Dec 14, 2023
Do you think it over mixed use with vhdl?
#1849
by e665107
was closed Dec 7, 2023
updated Dec 7, 2023
Multi-Dimensional array template magic [][] substitution fails when original port name matches parent port name, and verilog-auto-inst-vector is off
#1848
by techdude
was closed Dec 15, 2023
updated Dec 15, 2023
How to modify the distance/space/indent of the declaration in the AUTOINPUT/AUTOOUTPUT ?
#1846
by szkarn
was closed Nov 16, 2023
updated Nov 21, 2023
Previous Next
ProTip!
Updated in the last three days: updated:>2024-03-25.