Project

General

Profile

[logo] 
 
Home
News
Activity
About/Contact
Major Tools
  Dinotrace
  Verilator
  Verilog-mode
  Verilog-Perl
Other Tools
  BugVise
  CovVise
  Force-Gate-Sim
  Gspice
  IPC::Locker
  Rsvn
  SVN::S4
  Voneline
  WFH
General Info
  Papers

Activity

From 08/23/2017 to 09/21/2017

09/21/2017

10:49 PM Verilog-Perl 3.444 Released
Verilog::Language 3.444 2017-09-21
**** Fix replication handling error, bug1205. [Leon Medpum]
**** Fix c...
Wilson Snyder
10:49 PM Verilog-Perl 3.442 Released
Verilog::Language 3.442 2017-09-08
**** Fix new concatenation handling error, bug1200. [by Stefan Tauner]
**...
Wilson Snyder
10:49 PM Issue #1205 (Closed): Issue handling replications in new parser
Fixed in 3.444.
Wilson Snyder

09/13/2017

12:12 AM Issue #1206 (NoFixNeeded): Multi dimensional arrays
This is a side effect of 2001 parsing that it's better not to clean up. The documentation for ports already indicated... Wilson Snyder

09/12/2017

11:44 PM Issue #1201 (NoFixNeeded): Can't get Verilog::Netlist::Net object from Pin for partial vector
Wilson Snyder
11:42 PM Issue #1205 (Resolved): Issue handling replications in new parser
Leon, thanks for the report, and Stefan for the patch.
Pushed to git towards 3.443.
Wilson Snyder
04:20 PM Issue #1205: Issue handling replications in new parser
Leon Medpum wrote:
> Git version: 5f176d451876f859bce9ce294a67e3874aa2dfe6
>
> We have some verilog that looks li...
Stefan Tauner

09/11/2017

11:46 PM Issue #1206 (NoFixNeeded): Multi dimensional arrays
is this expected to work?... Leon Medpum
11:20 PM Issue #1205 (Closed): Issue handling replications in new parser
Git version: 5f176d451876f859bce9ce294a67e3874aa2dfe6
We have some verilog that looks like this:...
Leon Medpum
04:36 PM Issue #1201: Can't get Verilog::Netlist::Net object from Pin for partial vector
Sorry, I don't know how to display the bus notation in this form without the pre tags. The backslash was just so it ... Leon Medpum
03:17 PM Issue #1201: Can't get Verilog::Netlist::Net object from Pin for partial vector
Leon Medpum wrote:
> On further follow up, this is due to the 'use_pinselects => 1' option. I do noty understand w...
Stefan Tauner
03:14 PM Issue #1201: Can't get Verilog::Netlist::Net object from Pin for partial vector
Leon Medpum wrote:
> The net2\[0] is legal verilog. I agree the net is not 'net2' it is actually 'net2\[0]' The '\...
Stefan Tauner
03:13 PM Issue #1201: Can't get Verilog::Netlist::Net object from Pin for partial vector
On further follow up, this is due to the 'use_pinselects => 1' option. I do noty understand why the behavior change... Leon Medpum
02:00 PM Issue #1201: Can't get Verilog::Netlist::Net object from Pin for partial vector
After looking at it further, I don't understand why your code seems to misdetect the net\[0] and correctly handles th... Leon Medpum
01:49 PM Issue #1201: Can't get Verilog::Netlist::Net object from Pin for partial vector
The net2\[0] is legal verilog. I agree the net is not 'net2' it is actually 'net2\[0]' The '\' and space at the end... Leon Medpum
12:08 PM Issue #1201: Can't get Verilog::Netlist::Net object from Pin for partial vector
Leon Medpum wrote:
> using git version: 5f176d451876f859bce9ce294a67e3874aa2dfe6
> I have the following Verilog:
>...
Stefan Tauner

09/10/2017

12:59 PM Issue #1201 (NoFixNeeded): Can't get Verilog::Netlist::Net object from Pin for partial vector
using git version: 5f176d451876f859bce9ce294a67e3874aa2dfe6
I have the following Verilog:...
Leon Medpum

09/09/2017

01:56 AM Issue #1162 (Closed): Parser reports incorrect filename / linenumber when parsing SystemVerilog c...
In 3.442. Wilson Snyder
01:56 AM Issue #1200 (Closed): Concat parsing issue
In 3.442. Wilson Snyder

09/08/2017

01:25 AM Issue #1114 (NoFixNeeded): Modifying net connection
Nothing remaining on this now old issue.
Wilson Snyder
01:24 AM Issue #777 (Closed): Verilog::Netlist errors on modport after old sytle / non-ANSI portlist
Closing due to age of bug, partially fixed earlier - see comments.
Wilson Snyder
01:23 AM Issue #1200 (Resolved): Concat parsing issue
Excellent work, again.
Pushed both to git towards 3.441. I'll wait a day for this to settle then push out a releas...
Wilson Snyder

09/07/2017

04:10 PM Issue #1200: Concat parsing issue
That one hurts a bit... one work day led to the attached (and also pushed) patch :'(
The other patch is nevertheless...
Stefan Tauner
09:16 AM Issue #1200: Concat parsing issue
Wilson Snyder wrote:
> From https://www.veripool.org/boards/28/topics/1626?r=2332#message-2332
>
> >aaaand we are...
Stefan Tauner

09/06/2017

05:10 PM Issue #1200 (Closed): Concat parsing issue
From https://www.veripool.org/boards/28/topics/1626?r=2332#message-2332
>aaaand we are back :P Apparently there is...
Wilson Snyder

09/01/2017

12:00 AM Verilog-Perl 3.440 Released
Verilog::Language 3.440 2017-08-31
** Support for buses and concats in Netlist, msg1626. [by Stefan Tauner]
...
Wilson Snyder
 

Also available in: Atom