Project

General

Profile

[logo] 
 
Home
News
Activity
About/Contact
Major Tools
  Dinotrace
  Verilator
  Verilog-mode
  Verilog-Perl
Other Tools
  BugVise
  CovVise
  Force-Gate-Sim
  Gspice
  IPC::Locker
  Rsvn
  SVN::S4
  Voneline
  WFH
General Info
  Papers

Activity

From 11/01/2017 to 11/30/2017

11/18/2017

11:16 PM Issue #1133 (NotEnoughInfo): Verilog::SigParser falls over if localparam's are used in a paramete...
Presume you got this settled, if not please reopen or make a new issue.
Wilson Snyder

11/08/2017

02:41 PM Verilog-Perl 3.446 Released
Verilog::Language 3.446 2017-11-08
**** Fix `` expansion of `defines, bug1225, bug1227, bug1228. [Odd Magne Rei...
Wilson Snyder

11/01/2017

05:10 PM Issue #1240 (WillNotFix): `" combined with `` in trouble if macro is not defined
Sorry, I agree there's too many edge cases to make this work consistently, and it's impossible to fully solve as for ... Wilson Snyder
 

Also available in: Atom