Project

General

Profile

[logo] 
 
Home
News
Activity
About/Contact
Major Tools
  Dinotrace
  Verilator
  Verilog-mode
  Verilog-Perl
Other Tools
  BugVise
  CovVise
  Force-Gate-Sim
  Gspice
  IPC::Locker
  Rsvn
  SVN::S4
  Voneline
  WFH
General Info
  Papers

Activity

From 05/24/2019 to 06/22/2019

06/14/2019

01:14 AM Issue #1463 (WillNotFix): Vhier : Usage to display whole hierarchy of a pin or a port in a module...
This is not supported by vhier, and is unlikely to be added in the future, sorry. To do this you'd need to write you... Wilson Snyder

06/13/2019

09:32 AM Issue #1463 (WillNotFix): Vhier : Usage to display whole hierarchy of a pin or a port in a module...
Suppose I have a verilog file with modules and lots of sub modules and also with pins inside the submodule.
I want t...
Utkarsh Khanna

06/10/2019

11:50 AM Issue #1459: Getting Error with Verilog::Netlist Module
ok sir , I will explore this package , I am exploring the Netlist folder quite a while , do i have to explore other t... Utkarsh Khanna
11:47 AM Issue #1459: Getting Error with Verilog::Netlist Module
As I indicated above you can pass the library filename into read_file. I would use a method similar to however you d... Wilson Snyder
11:39 AM Issue #1459: Getting Error with Verilog::Netlist Module
Like these are available in the standard verilog libraries, Can't I import them?
or Do I have to make this kind of ....
Utkarsh Khanna
11:35 AM Issue #1459 (NoFixNeeded): Getting Error with Verilog::Netlist Module
If you want information about submodules you need to read_file them, or use module resolution (e.g. $Opt->parameter("... Wilson Snyder
06:28 AM Issue #1459: Getting Error with Verilog::Netlist Module
This code i am using.... Utkarsh Khanna
06:24 AM Issue #1459 (NoFixNeeded): Getting Error with Verilog::Netlist Module
Hi all, I am actually running the normal test program of this Verilog::Netlist module but the out comes cant find the... Utkarsh Khanna
11:30 AM Issue #1201: Can't get Verilog::Netlist::Net object from Pin for partial vector
Your libext post seems unrelated to this issue, in the future please make a new issue or forum post. But anyways the... Wilson Snyder
05:58 AM Issue #1201: Can't get Verilog::Netlist::Net object from Pin for partial vector
hello all ,
can u please tell me what is this Opt->libext(".sv") doing here?
and also how can we use standard ver...
Utkarsh Khanna
 

Also available in: Atom