Project

General

Profile

[logo] 
 
Home
News
Activity
About/Contact
Major Tools
  Dinotrace
  Verilator
  Verilog-mode
  Verilog-Perl
Other Tools
  BugVise
  CovVise
  Force-Gate-Sim
  Gspice
  IPC::Locker
  Rsvn
  SVN::S4
  Voneline
  WFH
General Info
  Papers

Activity

From 08/14/2019 to 09/12/2019

09/12/2019

10:51 PM Verilog-Perl 3.468 Released
Verilog::Language 3.468 2019-09-12
**** Support ${} for env vars in file lists, msg3065.
**** Fix multidi...
Wilson Snyder

09/05/2019

07:49 AM Issue #1500: Verilog::Netlist::PinSelection->msb doesn't return anything.
Thanks a lot. Working now.
Edit: Actually, in my case when I have concatenated nets such as...
Shareef Jalloq

09/04/2019

09:39 PM Issue #1500: Verilog::Netlist::PinSelection->msb doesn't return anything.
Sorry, when the PinSelect stuff got introduced the net function changed in a way it shouldn't have, and so the docume... Wilson Snyder
11:32 AM Issue #1500: Verilog::Netlist::PinSelection->msb doesn't return anything.
Here's a test case for you.... Shareef Jalloq
10:34 AM Issue #1500: Verilog::Netlist::PinSelection->msb doesn't return anything.
Try an "if $pin->nets", as there might be nothing to iterate on.
Wilson Snyder
09:20 AM Issue #1500: Verilog::Netlist::PinSelection->msb doesn't return anything.
OK, thanks. I tried using Verilog::Netlist::Pin->nets but I just get an unblessed reference error. What am I doing ... Shareef Jalloq
01:41 AM Issue #1500 (NoFixNeeded): Verilog::Netlist::PinSelection->msb doesn't return anything.
Pin msb/lsbs are for when you have e.g. ".pin(connects_to[3:0])". To get the range of a declaration (e.g. "wire [7:0]... Wilson Snyder
01:37 AM Issue #1497 (Closed): Verilog::Netlist::Cell->range doesn't return undef
Thanks, updated docs.
In some cases it does return undef, so it now says:
The range for the cell (e.g. "[1:0...
Wilson Snyder

09/03/2019

05:28 PM Issue #1500 (NoFixNeeded): Verilog::Netlist::PinSelection->msb doesn't return anything.
I'm trying to process a netlist to pull out port and net names for cells and am having some trouble. If I try to get... Shareef Jalloq
01:26 PM Issue #1497 (Closed): Verilog::Netlist::Cell->range doesn't return undef
Hi,
the documentation for Cell->range says that it returns undef for instances that aren't ranged. However, it se...
Shareef Jalloq
 

Also available in: Atom