Project

General

Profile

[logo] 
 
Home
News
Activity
About/Contact
Major Tools
  Dinotrace
  Verilator
  Verilog-mode
  Verilog-Perl
Other Tools
  IPC::Locker
  Parallel::Forker
  Voneline
General Info
  Papers

Issues

If you wish to add a new issue, you must log in and create an account; "New Issue" will then appear in the menu bar. Sorry, but this was necessary to prevent form-filling spam.
Filters

Apply Clear

# Status Priority Subject Assignee Updated
2 Closed Low test issue 06/03/2008 04:51 PM
8 Closed Normal Out of Memory Error during install 06/03/2008 04:51 PM
9 Closed Low System Verilog Concurrent Assertion with Label Not Parsed Correctly Wilson Snyder 04/15/2009 03:36 PM
10 Closed Normal ++ and -- unary operators are not supported Wilson Snyder 06/05/2008 08:50 PM
11 Closed Normal Preprocessor error for conditional includes Wilson Snyder 06/04/2008 04:34 PM
12 Closed Normal Preprocessor error for concatenations used as macro arguments Wilson Snyder 06/04/2008 04:33 PM
13 Closed Low vhier: support for SystemVerilog interfaces? Wilson Snyder 04/15/2009 03:35 PM
28 Closed Normal Perl-Verilog compile issues with gcc 4.3 Wilson Snyder 08/20/2008 08:34 PM
29 WillNotFix Low Provide source as bzip2 Wilson Snyder 08/19/2008 03:29 PM
30 Closed Normal Enhancement request Wilson Snyder 09/19/2008 04:40 PM
31 Closed High Possible problem with ->verilog_text Wilson Snyder 09/17/2008 02:03 PM
33 Closed Normal Adding feature for case modifiers in SV Wilson Snyder 10/10/2008 10:22 PM
34 Closed Normal timeunits declaration and lifetime on module declarations Wilson Snyder 10/13/2008 07:50 PM
39 Closed Normal Support For package item parameter declaration Wilson Snyder 11/07/2008 04:40 PM
49 Closed Normal add a "top" option for vhier Wilson Snyder 01/28/2009 07:10 PM
57 Closed Normal Change to Netlist/Net.pm Wilson Snyder 01/28/2009 07:09 PM
64 Closed Normal vhier doesn't support 'parameter integer' Wilson Snyder 02/26/2009 11:56 AM
65 Closed Normal module->net->width incorrect Wilson Snyder 02/26/2009 11:56 AM
66 Closed Normal Module.pm ports_ordered() seems to return an array of port names and not references. Wilson Snyder 02/26/2009 11:56 AM
68 Closed Normal install problem Verilog-Perl-3.110 Wilson Snyder 04/28/2009 01:23 PM
71 Closed Normal Problem installing from CPAN Wilson Snyder 04/28/2009 01:22 PM
73 NotEnoughInfo Normal Bison 2.4 error on VParseBison_pretmp.y 03/31/2009 07:10 PM
80 Closed High Port width issue - v3.201 Wilson Snyder 05/01/2009 01:32 PM
84 Closed Normal Possible error in precompiler macro parser Wilson Snyder 06/04/2009 08:25 PM
85 Closed Normal Possible error with 'type' parameters Wilson Snyder 05/19/2009 02:16 PM
(1-25/232) Per page: 25, 100, 250

Also available in: Atom CSV