Skip to content

Issues: veripool/verilog-perl

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Author
Filter by author
Label
Filter by label
Use alt + click/return to exclude labels
or + click/return for logical OR
Projects
Filter by project
Milestones
Filter by milestone
Assignee
Filter by who’s assigned
Sort

Issues list

surpress include file can't open error
#1681 by riggy2013 was closed Nov 2, 2023 updated Nov 3, 2023
+define+ process function-like macros with errors.
#1680 by elvenfarseer was closed Mar 30, 2023 updated Mar 30, 2023
Add a switch to ignore syntax error.
#1679 by SimonZh1234 was closed Dec 22, 2022 updated Dec 22, 2022
need a parser for wire or reg signals
#1677 by WilsonChen003 was closed Nov 3, 2022 updated Nov 3, 2022
Access package import declaration(s) after file parsing
#1676 opened Oct 13, 2022 by fischphob updated Oct 13, 2022
Change logic of t/03_spaces.t.
#1675 by gregoa was closed Sep 5, 2022 Loading… updated Sep 5, 2022
Add -MMD option
#1673 opened May 16, 2022 by piecea Loading… updated May 17, 2022
Vppreproc: MMD feature
#1672 opened Apr 28, 2022 by piecea updated Apr 28, 2022
Failed to install Verilog::Language in Apple Mac Big Sur
#1670 opened Apr 14, 2021 by Shang0801 updated Apr 14, 2021
Parser didn't report macro with parsing library way
#1669 by avendeng was closed Feb 1, 2021 updated Feb 1, 2021
cpan install Verilog-Perl seems to be broken
#1667 by kevbroch was closed Feb 22, 2021 updated Feb 22, 2021
What happened to the Verilog-Perl forum content on veripool.org?
#1666 by mpwalsh8 was closed Sep 8, 2020 updated Sep 8, 2020
Import statement script problem invalid This doesn't seem right
#1665 by PaulRolfe65 was closed Aug 12, 2020 updated Aug 12, 2020
Verilog-perl Parser test fails
#1663 by ashfak12 was closed Mar 24, 2020 updated Mar 24, 2020
Question: AUTOINSTPARAM use with dependent parameters question Further information is requested
#1662 by veripoolbot was closed Feb 28, 2020 updated Feb 28, 2020
How is ppdefine in SigParser used
#1661 by veripoolbot was closed Jan 15, 2020 updated Jan 15, 2020
Verilog::Preproc misdocuments def_exists instead of def_params
#1658 by veripoolbot was closed Jan 9, 2020 updated Jan 10, 2020
Question: number of whitespaces between port name & signal name + indention + tabs replacement question Further information is requested
#1611 by veripoolbot was closed Dec 19, 2019 updated Dec 19, 2019
Getopt thinks a path is a comment
#1610 by veripoolbot was closed Mar 14, 2020 updated Mar 14, 2020
ProTip! no:milestone will show everything without a milestone.