Project

General

Profile

[logo] 
 
Home
News
Activity
About/Contact
Major Tools
  Dinotrace
  Verilator
  Verilog-mode
  Verilog-Perl
Other Tools
  BugVise
  CovVise
  Force-Gate-Sim
  Gspice
  IPC::Locker
  Rsvn
  SVN::S4
  Voneline
  WFH
General Info
  Papers

Verilog-Perl Documentation

Manpages

The primary documentation is man pages available after installation.

Verilog-Perl manpage - Combined HTML of manpages for searching or printing.

Presentations

Vppreproc and the preprocessor were the topics in a paper by Wilson Snyder <wsnyder@wsnyder.org> for the 2010 Boston Synopsys User's Group.

Verilog Preprocessor: Force for `Good and `Evil [Slides],

Verilog Preprocessor: Force for `Good and `Evil [Paper]

VPAssert was presented by Duane Galbi at the 2000 Boston Synopsys User's Group meeting. The paper, titled Synthesizable Watchdog Logic: A Key Coding Strategy for Managing Complex Designs won the Best Technical Paper award. (Note VPAssert used to be named VPM, which is how the paper refers to it.)

VPAssert Technical Paper

VPAssert Presentation Slides