- Email: Must_Login
- Registered on: 01/01/2015
- Last connection: 11/22/2018
- 05:18 PM Verilator Development: RE: Verilator fails to warn/error on procedural assignment to wire
- Hi Peter,
I don't have an update on this issue. I modified my code to keep the Xilinx tools happy, so I've not ev...
- 05:37 PM Verilator Issue #1036: Reset fails to respond when driven from vector containing clock enable
- There's a formatting problem in the commands to reproduce the issue. There should be two commands (separated by a ne...
- 03:12 PM Verilator Issue #1036 (Confirmed): Reset fails to respond when driven from vector containing clock enable
- In the attached test, the active low reset output fails to go high when the active high input goes low.
There are ...
- I have been developing a project using Verilator for a couple of years and during that time, Verilator has been great...
Also available in: Atom