General

Profile

[logo] 
 
Home
News
Activity
About/Contact
Major Tools
  Dinotrace
  Verilator
  Verilog-mode
  Verilog-Perl
Other Tools
  IPC::Locker
  Parallel::Forker
  Voneline
General Info
  Papers

Rob Stoddard

  • Email: Must_Login
  • Registered on: 08/02/2017
  • Last connection: 02/14/2018

Issues

Activity

03/29/2018

08:00 PM Verilator Issue #1295 (NoFixNeeded): Vtop__ALLcls.cpp and other combined files negates parallel compilatio...
I have been working on trying to get builds of simulations using Verilator to be higher performance, both in the buil...

02/15/2018

05:58 PM Verilator Issue #1278: Unsupported LHS tristate construct: ARRAYSEL
What I provided was a trifle example, as you probably know, I am writing software that generates RTL dynamically. Al...

02/14/2018

08:12 PM Verilator Issue #1278 (Confirmed): Unsupported LHS tristate construct: ARRAYSEL
I am wondering what this actually means, I was under the impression that this is legal SystemVerilog. I am trying to...

02/08/2018

07:02 PM Verilator Issue #1274 (Closed): Pullup / Pulldown on arrays causes internal crash
I found this at first with a generate statement, so I thought it had to do with generate statements. But after crea...

12/21/2017

01:28 AM Verilog-Perl Issue #1252: flex v 2.6.4: comment in VParseLex.l is causing my flex to barf...
Looks like a C style comment does fix this issue....

12/19/2017

12:16 AM Verilog-Perl Issue #1252 (Closed): flex v 2.6.4: comment in VParseLex.l is causing my flex to barf...
The comment on line 591:...

09/28/2017

05:30 PM Verilator Issue #1221: Verilator is unfriendly to cross compiling verilated output. Simple fix.
I'm thinking you're thinking about ./configure for building Verilator itself, however, I'm talking about the verilate...

09/26/2017

07:48 PM Verilator Issue #1221 (NotEnoughInfo): Verilator is unfriendly to cross compiling verilated output. Simpl...
In verilated.mk the following change should be made...
From:...

08/30/2017

06:24 PM Verilator Issue #1191: DPI-C structures seem to come out backwards!
Is the functionality I'm looking for in unpacked structures?
I was having a sincere problem getting the example wo...
05:38 PM Verilator Issue #1195: Feature request: Nested module definitions
There is an article defining this feature of the language at http://invionics.com/systemverilog-part1/
Furthermore...

Also available in: Atom