General

Profile

[logo] 
 
Home
News
Activity
About/Contact
Major Tools
  Dinotrace
  Verilator
  Verilog-mode
  Verilog-Perl
Other Tools
  BugVise
  CovVise
  Force-Gate-Sim
  Gspice
  IPC::Locker
  Rsvn
  SVN::S4
  Voneline
  WFH
General Info
  Papers

Al Grant

  • Email: Must_Login
  • Registered on: 09/27/2018
  • Last connection: 12/31/2018

Issues

Activity

01/21/2019

09:40 AM Verilator Issue #1384: File-extension language option not consistently applied
It looks like the extension-to-keywords mapping is being applied too early.
When Verilator needs to get a definiti...

01/08/2019

10:05 PM Verilator Issue #1388 (Closed): Circular typedef causes infinite loop
Circular typedefs cause Verilator to hang in an infinite loop: ...
12:21 PM Verilator Usage: Building Verilator to work with multiple C++ compilers
When building Verilator, the configure script discovers options for the target C++ compiler and writes them into VERI...

01/04/2019

05:57 PM Verilator Issue #1387 (Closed): Internal error when task is used to assign subscripted vector
...
01:50 PM Verilator Issue #1386 (Closed): Reading free memory after unrolling a gen loop
...
11:12 AM Verilator Issue #1385: Uninitialized data written to dependency file, if executable is found from PATH
Also the same thing happens if you bypass the Perl script and use...
11:06 AM Verilator Issue #1385 (Closed): Uninitialized data written to dependency file, if executable is found from ...
The Perl script (i.e. "verilator") tries various ways to find the executable ("verilator_bin") one of which is to fal...

01/03/2019

03:33 PM Verilator Issue #1384 (Resolved): File-extension language option not consistently applied
Suppose you have a Verilog (not SystemVerilog) file testdo1.v:...
09:40 AM Verilator Issue #1382: Inconsistent LITENDIAN warnings on arrays
Well the 64-bit cutoff was just an idea, to achieve the same effect as the current packed/unpacked heuristic but in a...

12/31/2018

06:12 PM Verilator Issue #1383 (Resolved): Support SystemVerilog void casts & warn if not present
SystemVerilog supports casts; one use is to explicitly void a non-void function call, to avoid a lint warning:...

Also available in: Atom