General

Profile

[logo] 
 
Home
News
Activity
About/Contact
Major Tools
  Dinotrace
  Verilator
  Verilog-mode
  Verilog-Perl
Other Tools
  IPC::Locker
  Parallel::Forker
  Voneline
General Info
  Papers

Yu Kai Liang

  • Email: Must_Login
  • Registered on: 02/26/2019
  • Last connection: 02/27/2019

Issues

Activity

02/26/2019

04:02 PM Verilator Usage: RE: About assigning values to C++ models and getting values(VPI)
Can you refer to the "VPI" section of the documentation as the following URL? If so, this introduction seems to be t...
03:26 PM Verilator Usage: RE: About assigning values to C++ models and getting values(VPI)
Yes, my problem is after calling the vpi_put_value method, how to affect a signal in Verilog that has been Verilated ...
03:09 PM Verilator Usage: RE: About assigning values to C++ models and getting values(VPI)
I don't know how to affect the value of the specified signal in C++ model after calling the vpi_put_value method.
02:33 PM Verilator Usage: RE: About assigning values to C++ models and getting values(VPI)
I'm working on chisel-testers, and I've traced back to its test mechanism approach to calling the vpi_get_value and v...
12:10 PM Verilator Usage: About assigning values to C++ models and getting values(VPI)
In the verilated_vpi.cpp file, the vpi_get_value and vpi_put_value methods respectively take values and assignments t...

Also available in: Atom