General

Profile

[logo] 
 
Home
News
Activity
About/Contact
Major Tools
  Dinotrace
  Verilator
  Verilog-mode
  Verilog-Perl
Other Tools
  IPC::Locker
  Parallel::Forker
  Voneline
General Info
  Papers

divyakumar shah

  • Email: Must_Login
  • Registered on: 03/06/2019
  • Last connection: 03/08/2019

Issues

Activity

03/08/2019

05:19 PM Verilator Issue #1407: facing a error for verilatedvcdsc
i am attaching files for which i am compiling . that is verilog rtl file left.v , testbench sc_main.cpp , text file f...

03/07/2019

04:59 PM Verilator Issue #1407: facing a error for verilatedvcdsc
for systemc version
#define SYSTEMC_2_3_3
#define SYSTEMC_VERSION 20181013
04:56 PM Verilator Issue #1407: facing a error for verilatedvcdsc
i am not missing systemc.h in my sc_main file
here my code
#include <systemc.h>
#include <Vleft.h>
#include <ve...

03/06/2019

03:25 PM Verilator Usage: error using verilatedvcdsc

i am putting forward an error which i am facing
../sc_main.cpp: In function ‘int sc_main(int, char**)’: ../sc_...
03:16 PM Verilator Issue #1407 (NotEnoughInfo): facing a error for verilatedvcdsc
i am putting forward an error which i am facing...

Also available in: Atom