General

Profile

[logo] 
 
Home
News
Activity
About/Contact
Major Tools
  Dinotrace
  Verilator
  Verilog-mode
  Verilog-Perl
Other Tools
  IPC::Locker
  Parallel::Forker
  Voneline
General Info
  Papers

Yong Fu

  • Email: Must_Login
  • Registered on: 06/21/2019
  • Last connection: 10/27/2019

Issues

Activity

10/31/2019

06:49 AM Verilator Development: RE: Anywhere to find the description of cycle based simulator
Or simply evaluate twice without advance the time?
05:48 AM Verilator Development: RE: Anywhere to find the description of cycle based simulator
Thanks Wilson.
The general understand of the CBS algorithm is:
1. simulate all combinational elements;
2. s...

10/27/2019

07:22 AM Verilator Development: Anywhere to find the description of cycle based simulator
In the following example, I can tell the event schedule and evaluation steps in a event based simulator. But for Veri...

09/27/2019

08:51 AM Verilator Usage: recursive function support?
We have download a design from Github. This design can run correctly in VCS. But verilator compile hang.
https://...

06/26/2019

08:59 AM Verilator Usage: Any chance to use Verilator together with Icuras?
With Verilator to compile the DUT part and have Irucas handle the testbench which might be UMV based.

Also available in: Atom