General

Profile

[logo] 
 
Home
About/Contact
Major Tools
  Dinotrace
  Verilator
  Verilog-mode
  Verilog-Perl
Other Tools
  IPC::Locker
  Parallel::Forker
  Voneline
General Info
  Papers

hamza shabbir

  • Email: Must_Login
  • Registered on: 10/14/2019
  • Last connection: 10/15/2019

Issues

Activity

10/15/2019

09:54 AM Verilator Issue #1549: Verilated Model did not DC converge
thank you but the issue has been solved
04:54 AM Verilator Issue #1549: Verilated Model did not DC converge
The below files contain the code, Make file and test file. i still cant figure out how to solve the Dc converge issue.

10/14/2019

07:46 AM Verilator Issue #1549 (NoFixNeeded): Verilated Model did not DC converge
I am implementing a SAP-1 architecture in verilator. While using the make command i am facing an error VSAP:cpp:95 Ve...

Also available in: Atom