General

Profile

[logo] 
 
Home
About/Contact
Major Tools
  Dinotrace
  Verilator
  Verilog-mode
  Verilog-Perl
Other Tools
  IPC::Locker
  Parallel::Forker
  Voneline
General Info
  Papers

Topa Tota

  • Email: Must_Login
  • Registered on: 01/09/2020
  • Last connection: 01/27/2020

Issues

Activity

01/15/2020

04:41 PM Verilog-Perl Issue #1661: How is ppdefine in SigParser used
Wilson Snyder wrote:
> To use SigParser you need to pass preprocessed data. See "man Verilog::SigParser":
>
> ...
05:02 AM Verilog-Perl Issue #1661: How is ppdefine in SigParser used
Sorry Clicked on create and can't edit it. I'll rewrite below:
Whenever I attempt to parse a file using Verilog::S...
04:54 AM Verilog-Perl Issue #1661 (NoFixNeeded): How is ppdefine in SigParser used
.. below

01/10/2020

04:55 AM Verilog-Perl Issue #1658: Verilog::Preproc misdocuments def_exists instead of def_params
Wilson Snyder wrote:
> Hi, thanks for your report.
>
> I prefer to keep it backward compatible, so I've committed...
04:45 AM Verilog-Perl Issue #1659 (Resolved): Preprocessor doesn't handle one case of definition substitution properly
If you run the preprocessor on this code...

01/09/2020

02:55 AM Verilog-Perl Issue #1658: Verilog::Preproc misdocuments def_exists instead of def_params
Looking more through the code.
defExists calls defParams (Preproc.xs line 134) which calls def_params (Preproc.xs ...
02:27 AM Verilog-Perl Issue #1658 (Closed): Verilog::Preproc misdocuments def_exists instead of def_params
In the package Verilog::Preproc, the callback def_exists doesn't get called at all (at least I haven't found any situ...

Also available in: Atom