General

Profile

[logo] 
 
Home
News
Activity
About/Contact
Major Tools
  Dinotrace
  Verilator
  Verilog-mode
  Verilog-Perl
Other Tools
  BugVise
  CovVise
  Force-Gate-Sim
  Gspice
  IPC::Locker
  Rsvn
  SVN::S4
  Voneline
  WFH
General Info
  Papers

Byron Bradley

  • Email: Must_Login
  • Registered on: 11/03/2009
  • Last connection: 10/27/2011

Issues

Projects

Activity

06/14/2010

09:52 AM Verilator Issue #265 (Closed): Problem with clocks after commit e57d0047184
Commit e57d0047184 has caused one of our blocks to start failing all of the tests, reverting this commit makes them p...

04/22/2010

11:55 AM Verilator Issue #227 (Assigned): Bitwise reductions on signals with >1 packed dimension generates incorrect...
Sorry Wilson, this change caused a regression where you have non-reduction unary operators working on multiple dimens...

04/19/2010

05:56 PM Verilator Issue #247: commit ed17581f92c introduces new UNOPTFLAT warnings
Thanks Wilson, all of our code builds again with --unroll-stmts 21800
03:49 PM Verilator Issue #247 (Closed): commit ed17581f92c introduces new UNOPTFLAT warnings
We have a couple of blocks that no longer build with the latest code from git. A git-bisect blamed commit ed17581f92c...

03/24/2010

10:42 PM Verilator Issue #226 (Resolved): Improve error handling on slices of packed arrays
Great, thanks Lane, that explains why I couldn't reproduce it :)
10:32 PM Verilator Issue #227: Bitwise reductions on signals with >1 packed dimension generates incorrect code
Three patches attached:
* Add isPacked() to AstArrayDType().
* Modify AstVar::dimensions to return a pair of packed...
05:05 PM Verilator Issue #226: Improve error handling on slices of packed arrays
Spoke too soon, AstAssignAlias nodes do make it to V3Emit so they do need to be expanded for slices.
05:01 PM Verilator Issue #226: Improve error handling on slices of packed arrays
I haven't been able to reproduce this but I have found some possible issues with the code. Some of these were found a...

03/23/2010

08:26 PM Verilator Issue #227 (Closed): Bitwise reductions on signals with >1 packed dimension generates incorrect code
Code such as:...

03/19/2010

07:54 PM Verilator Issue #226 (Closed): Improve error handling on slices of packed arrays
The attached patch improves error handling on slices of packed arrays:
* We didn't throw an error if a constant valu...

Also available in: Atom