General

Profile

[logo] 
 
Home
News
Activity
About/Contact
Major Tools
  Dinotrace
  Verilator
  Verilog-mode
  Verilog-Perl
Other Tools
  BugVise
  CovVise
  Force-Gate-Sim
  Gspice
  IPC::Locker
  Rsvn
  SVN::S4
  Voneline
  WFH
General Info
  Papers

Shareef Jalloq

  • Email: Must_Login
  • Registered on: 04/01/2010
  • Last connection: 07/09/2019

Issues

Activity

07/09/2019

11:21 AM Verilator Issue #1474: Document parse-order-dependency for config files
Thanks, will give it a go when I have time. Cheers.

07/08/2019

03:00 PM Verilator Issue #1474: Document parse-order-dependency for config files
Creating the testcase shows me that you require an absolute path in the VLT file. Is that by design or a bug?
01:34 PM Verilator Issue #1474: Document parse-order-dependency for config files
I've hit what I think is the same issue today but can't get the waivers to apply. I'm supplying the .wlt configurati...

06/13/2019

02:24 PM Verilog-mode Issue #1464: AUTOINST adds outputs that aren't in module
Hmmm, there's something very fishy going on here. I've been trying to generate a testcase and that works fine. Then...
01:52 PM Verilog-mode Issue #1464 (NoFixNeeded): AUTOINST adds outputs that aren't in module
This might just be something that's not supported but I'm using some auto-generated Verilog that has multiple modules...

10/13/2017

09:07 AM Verilog-mode Issue #1138: emacs inserting tabs for autos and verilog-pretty-declarations. How to disable?
Wilson will be along shortly...

10/03/2017

09:16 AM Verilator Issue #1222: Verilator behaviour of driving DUT inputs
Hi,
thanks for the info. Will create a top level wrapper that only includes the inout.
I think we're deleting ...

10/02/2017

04:16 PM Verilator Issue #1222: Verilator behaviour of driving DUT inputs
OK, so we stepped through the sim and found the issue. Do you support tri-state buses? My CPU input is an inout and...
04:00 PM Verilator Issue #1222: Verilator behaviour of driving DUT inputs
So we fixed one unitialised variable in my TB and my colleague fixed another issue with your VCD callbacks, patch att...
02:45 PM Verilator Issue #1222: Verilator behaviour of driving DUT inputs
Have you got any recommendations for debug options? We've tried running with valgrind, and there are warnings about ...

Also available in: Atom