General

Profile

[logo] 
 
Home
News
Activity
About/Contact
Major Tools
  Dinotrace
  Verilator
  Verilog-mode
  Verilog-Perl
Other Tools
  IPC::Locker
  Parallel::Forker
  Voneline
General Info
  Papers

Wilson Snyder

  • Email: Must_Login
  • Registered on: 03/14/2008
  • Last connection: 03/08/2020

Issues

Projects

Activity

03/08/2020

12:41 PM Verilator Verilator 4.030 Released
Verilator 4.030 2020-03-08
** Add split_var metacomment to assist UNOPTFLAT fixes, #2066. [Yutetsu TAKATSUKASA]...

02/29/2020

05:55 PM Verilog-mode Using AUTOs: RE: AUTOINSTPARAM use with dependent parameters
I misunderstood what you said was wrong in the last exchange, at present verilog-mode doesn't parse the value of the ...
05:21 PM Verilog-mode Using AUTOs: RE: AUTOINSTPARAM use with dependent parameters
I think you used "parameter" instead of "localparam".
03:20 AM Verilog-mode Using AUTOs: RE: AUTOINSTPARAM use with dependent parameters
I'd suggest don't use ANSI style arguments, instead use 1995 style, and 2001's localparam:...

02/08/2020

02:18 PM Verilator Verilator 4.028 Released
Verilator 4.028 2020-02-08
** Support attributes (public, isolate_assignments, etc.) in configuration files.
...

01/27/2020

01:58 PM Verilog-mode Using AUTOs: RE: Module port list using AUTOARG cant pass an Interface
>For both modules (top and dut) will the AUTOARG automatically populate the interface in the port list? Am I missing ...
01:17 PM Verilog-mode Issue #1662: How to access multiple capture groups in AUTOINST REGEXP?
Sorry, thought you were referring to a template of a AUTOINST. The cell name regexp attached to the AUTOINST itself ...
12:03 PM Verilog-mode Issue #1662 (NoFixNeeded): How to access multiple capture groups in AUTOINST REGEXP?
Use backslash 1, 2, 3 etc. Please see https://github.com/veripool/verilog-mode/blob/master/FAQ.adoc#how-do-i-use-auto...

01/26/2020

02:10 AM Verilog-mode Using AUTOs: RE: Module port list using AUTOARG cant pass an Interface
There's an example on the [[Faq]]. Beyond that I'm not sure what you are trying to do so would need an example.

01/15/2020

11:39 PM Verilog-Perl Issue #1661: How is ppdefine in SigParser used
ppdefine/ppinclude are very old remnants of a perl preprocessor. I have just removed them. If you want to see define...

Also available in: Atom