General

Profile

[logo] 
 
Home
News
Activity
About/Contact
Major Tools
  Dinotrace
  Verilator
  Verilog-mode
  Verilog-Perl
Other Tools
  BugVise
  CovVise
  Force-Gate-Sim
  Gspice
  IPC::Locker
  Rsvn
  SVN::S4
  Voneline
  WFH
General Info
  Papers

Wilson Snyder

  • Email: Must_Login
  • Registered on: 03/14/2008
  • Last connection: 08/24/2017

Issues

Projects

Activity

Today

02:50 AM Verilator Issue #1191: DPI-C structures seem to come out backwards!
I believe the correct behavior is what you indicated with your "this code works" section, which is what Verilator cur...

08/17/2017

11:49 PM Verilator Issue #1191: DPI-C structures seem to come out backwards!
Sounds like you might be looking at this yourself, but either way can you please convert this to a test_regress forma...

08/13/2017

10:09 PM Verilator Issue #1187 (Resolved): Internal Error: ../V3Slice.cpp:407: Couldn't find a VarRef on the LHSP of...
Fixed in git towards 3.907.
I added an "lvalue" assertion that flags the (previous) problem earlier, hopefully it ...
09:06 PM Verilog-Perl Development: RE: Support for buses and concatenations in Verilog::Netlist
I pushed your changes to the pinselect2 branch and rebased from master. I'm starting to run it through a larger test...
08:46 PM Verilog-Perl Using: RE: Can we ignore protected code?
Fixed in git towards future 3.432 release. Please give it a try.

08/12/2017

11:43 AM Verilog-Perl Using: RE: Can we ignore protected code?
It should ignore code between `protect and `endprotect. Sounds like your tool uses a different system (there's no co...

08/11/2017

11:09 PM Verilator Issue #1190: Fix packed structs in DPI-C
BTW unpacked structs is a much larger issue, so if you want to work on that please put it under a different issue.
11:07 PM Verilator Issue #1190 (Resolved): Fix packed structs in DPI-C
I thought other simulators didn't support packed structs, but they seem to. Fixed in git towards 3.907.

08/07/2017

02:01 PM Verilog-Perl Development: RE: Support for buses and concatenations in Verilog::Netlist
I propose it's a new perl class with a unique filename - Netlist/PinSelection.pm seems fine. I don't see any reason ...
12:30 PM Verilog-mode Using AUTOs: RE: alignment(input wire autoinst)
There is no setting at present to change the indentation style of AUTO generated text. This would be very complicated...

Also available in: Atom