General

Profile

[logo] 
 
Home
News
Activity
About/Contact
Major Tools
  Dinotrace
  Verilator
  Verilog-mode
  Verilog-Perl
Other Tools
  IPC::Locker
  Parallel::Forker
  Voneline
General Info
  Papers

Wilson Snyder

  • Email: Must_Login
  • Registered on: 03/14/2008
  • Last connection: 01/21/2020

Issues

Projects

Activity

01/15/2020

11:39 PM Verilog-Perl Issue #1661: How is ppdefine in SigParser used
ppdefine/ppinclude are very old remnants of a perl preprocessor. I have just removed them. If you want to see define...
12:05 PM Verilog-Perl Issue #1661 (NoFixNeeded): How is ppdefine in SigParser used
To use SigParser you need to pass preprocessed data. See "man Verilog::SigParser":
my $pp = Verilog::Preproc->n...

01/12/2020

02:09 AM Verilator Issue #1660 (Closed): Fix spelling mistake
Thanks. Note we're using github now for issues, it was supposed to redirect you there, not sure why it didn't.

01/11/2020

02:16 PM Verilog-Perl Issue #1659 (Resolved): Preprocessor doesn't handle one case of definition substitution properly
Fixed in git towards eventual 3.472 release.
Also added to Verilator.
12:16 PM Verilator Verilator 4.026 Released
Verilator 4.026 2020-01-11
** Docker images are now available for Verilator releases.
*** Support bounded ...

01/10/2020

11:52 AM Verilog-Perl Issue #1659 (Confirmed): Preprocessor doesn't handle one case of definition substitution properly
Will fix this after next Verilator release. (Verilator has same preprocessor.)
11:10 AM Verilog-Perl Issue #1658: Verilog::Preproc misdocuments def_exists instead of def_params
Thanks for the rewording, pushed to git.

01/09/2020

10:48 AM Verilog-Perl Issue #1658 (Closed): Verilog::Preproc misdocuments def_exists instead of def_params
Hi, thanks for your report.
I prefer to keep it backward compatible, so I've committed fixing this as a documentat...

01/08/2020

11:30 AM Verilog-mode Using AUTOs: RE: Is it possible to AUTOINST/AUTOWIRE ports only for those which are listed in AUT...
Added `verilog-auto-inst-template-required' to only insert AUTOINST ports inside an AUTO_TEMPLATE.
In git and vers...

01/07/2020

10:55 AM Verilog-mode Using AUTOs: RE: Is it possible to AUTOINST/AUTOWIRE ports only for those which are listed in AUT...
Do you both think would it be better to have an only-insert-if-in-template option, or a exclude-this-port-regexp (e.g...

Also available in: Atom