Project

General

Profile

[logo] 
 
Home
News
Activity
About/Contact
Major Tools
  Dinotrace
  Verilator
  Verilog-mode
  Verilog-Perl
Other Tools
  BugVise
  CovVise
  Force-Gate-Sim
  Gspice
  IPC::Locker
  Rsvn
  SVN::S4
  Voneline
  WFH
General Info
  Papers

Verilog-mode Documentation

Program Documentation

Verilog-Mode help pages (from Emacs)

Verilog-Mode FAQ (Frequently Asked Questions)

Verilog-Mode Change History

Papers and Presentations 1

The most recent update on Verilog-mode was presented by Wilson Snyder <wsnyder@wsnyder.org> to Cavium Networks.

Verilog-Mode 2016-12 Slides (.pdf)

The earliest version was presented by Wilson Snyder <wsnyder@wsnyder.org> at the 2001 San Jose Synopsys User's Group meeting. The paper is titled Verilog-Mode: Reducing the Veri-Tedium.

Veritedium Technical Paper (.html)

Veritedium Presentation Slides (.pdf)

Papers and Presentations 2

Cliff Cummings presented a paper on using SystemVerilog .* with a focus on Verilog-Mode. The paper is available via his website:

SystemVerilog Implicit Port Enhancements Accelerate System Design & Verification (.pdf)